Abstract-A 22.8 GHz analog frequency divide-by-3 circuit is presented based on an injection locked oscillator. Substrate integrated waveguide (SIW) technology is used to implement the input and output sections of the frequency divider circuit. The input SIW section at the gate of the active device permits the introduction of the injection signal at the third harmonic frequency of the oscillator, while the output section is designed to maximize the DC-RF conversion efficiency of the oscillator circuit. A prototype is fabricated presenting a measured DC-RF efficiency of 38.5% at 7.603 GHz output frequency with 3.7 dBm output power. An injection locking bandwidth of 301.4 MHz was obtained for a 1.5 dBm input injection signal at 22.8 GHz.
GHz Substrate Integrated Waveguide
Analog Frequency Divide-by-3 Circuit I. INTRODUCTION S UBSTRATE integrated waveguides (SIW) and circuits (SIC) find good application in microwave and millimeter wave applications due to the fact that they combine attractive properties from both microstrip and waveguide technologies, such as ease of fabrication, high performance including good isolation and low losses, and heat handling capability [1] . As a result there are numerous implementations of passive circuits in SIW technology demonstrating its potential as an alternative to traditionally used microstrip or waveguide technologies. Furthermore, combining active devices with passive SIW structures or embedding them within the SIW itself has led to the development of active SIW circuits such as oscillators, mixers, amplifiers and active antennas [1] .
Analog frequency dividers have advantages such as low dissipated power and high frequency of operation, while one of the challenges associated with their design is the limited operating input frequency range [2] - [8] . This letter presents an analog divide-by-3 frequency divider in SIW technology. The design is based on an injection locked oscillator with the input injection signal at 22.8 GHz. The circuit can be used as part of the local oscillator frequency synthesizer circuitry of radar or communication transceivers operating at the 24 GHz Industrial, Scientific and Medical (ISM) frequency band. The novelty of the design consists of implementing both the input and output sections of the divider in SIW technology and introducing an output section topology similar to the one used in switching amplifiers [9] , oscillators [10] , and multipliers [11] leading to an increased DC-RF efficiency. The use of a halfmode SIW as a high pass filter placed at the input section of an analog divider has been proposed in [8] taking advantage of the cutoff frequency of the SIW and thus minimizing the loading effect of the input to the divider at the fundamental frequency. In this work, the input section of the divider consists of two cascaded SIW sections, a first one used to set the oscillation frequency and a second one acting as a high pass filter isolating the high frequency input from loading the oscillator at the fundamental frequency. The output SIW section is designed to present a short at the second harmonic frequency at the output node of the active device of the divider. The use of SIW technology may provide a further advantage over microstrip technology in higher operating frequencies due to reduced losses [1] . A prototype was fabricated and measured presenting a 38.5% DC-RF efficiency at 3.7 dBm output RF power, and a 301. 4 MHz locking bandwidth for a 1.5 dBm, 22.8 GHz injection signal.
II. SIW DIVIDER DESIGN
The analog divider circuit is based on a harmonically injection locked oscillator. The oscillator is designed using the NE3514S02 HEMT transistor with a shorted waveguide section at its gate terminal and a parallel LC feedback at its source terminal [ Fig. 1(a) ]. The oscillator output network consists of a SIW section in series with a shunt SIW section optimized to short the second harmonic at the device drain terminal and maximize the DC-RF efficiency. In a second step, the input section of the divider is formed by modifying the transistor gate circuit to include a 22.8 GHz input SIW section [ Fig. 1(b) ]. The high-pass nature of the SIW allows one to minimize the effect of the input section on the oscillator performance while enabling the introduction of a harmonic injection signal. In a third and final step, the ideal waveguide components are substituted by SIW components optimized to match the ideal waveguide sections, using the commercial electromagnetic simulator Ansys HFSS [ Fig. 1(c) ].
The frequency of oscillation is set by the dimensions of the waveguide sections and , as well as the feedback parallel LC network at the source terminal of the transistor formed by and . The bias networks of the gate and drain terminals consist of long microstrip lines and radial stubs designed at 7.9 GHz. DC-blocking capacitors and are included in order to isolate the bias current from flowing into the input and output waveguide sections. The circuit is designed 1531-1309 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. lead to the suppression of the second harmonic component at the drain terminal. The oscillating condition is optimized using harmonic balance simulation and its stability verified with transient analysis. In simulation, the oscillator dissipates 9.12 dBm and generates 6.12 dBm with an efficiency of 50.1% at the above biasing conditions. The circuit was fabricated on 30 mil thick Arlon A25N substrate using an LPKF Protomat C100/HF circuit board plotter using a 250 m drill bit. The via holes were metalized using LPKF Proconduct paste. The dielectric permittivity and loss tangent of the substrate were 3.38 and 0.0025 respectively. The final design layout parameters and circuit components are listed in Table I . 
III. MEASUREMENTS
The fabricated prototype was first characterized as an oscillator, with its input port left open. Due to the high pass nature of the input SIW section the terminating impedance of the input port had a minimal effect at the oscillator performance. The measured circuit frequency, output and dissipated power and DC-RF conversion efficiency for a varying drain bias voltage and are shown in Figs. 2-4 , respectively. Simulated results are included in the figures for comparison. The measured performance of the oscillator is 3.7 dBm output power at 7.603 GHz with 38.5% DC-RF efficiency ( and ). The oscillator dissipated and output power are reduced compared to simulation which leads to a corresponding reduction in the obtained efficiency. The oscillator efficiency remains above 30% for a drain bias voltage tuned from . The measured oscillator frequency is approximately 1.55% less than the value obtained in simulation. Variations are attributed to component yields and manufacturing tolerances [see Fig. 3 ].
The free-running oscillator phase noise was measured at 7.603 GHz and it is shown in Fig. 5 . A phase noise value of at 1 MHz offset was obtained which corresponds to an oscillator figure of merit FoM [12] of 176.9 dB. The harmonic content of the oscillator spectrum is shown in Fig. 4 . The and harmonic suppression is 13.6 and 32.2 dBc respectively.
The analog divide-by-3 circuit performance was evaluated by injecting a 22.8 GHz signal at the input port of the prototype using a signal generator and an Anritsu Universal Test Fixture (Model 3680V), and varying its frequency and power to determine the locking range. The results are shown in Fig. 6 . It is shown that for 1.5 dBm injection signal power a locking bandwidth of 301.4 MHz is obtained, which covers the 250 MHz frequency span of the 24 GHz ISM frequency band. The proposed divider is compared with other divide-by-3 circuits in Table II . It presents an increased DC-RF conversion efficiency and it combines frequency conversion and sufficient locking bandwidth for the application under consideration, while it requires an injection power that is lower than its output RF power. An increased locking bandwidth can be achieved by introducing frequency tuning or switching capability to the divider through the use of varactor diodes, PIN diodes or MEMS.
IV. CONCLUSION
A 22.8 GHz analog divide-by-3 circuit is presented. The circuit is based on an injection locked oscillator topology, implemented in low cost SIW technology and optimized for a high DC-RF conversion efficiency of 38.5% and 3.7 dBm output power at 7.603 GHz. An injection bandwidth of 301.4 MHz at 22.8 GHz for an input power of 1.5 dBm is obtained which is sufficient for the circuit to be used as part of a local oscillator synthesizer circuit for 24 GHz ISM band applications.
